
Kenshin YAMADA et al.
"Datagram Relaying Apparatus..."
Q62569
Filed January 3, 2001
Sheets 1 of 32





Kenshin YAMADA et al.
"Datagram Relaying Apparatus..."
Q62569
Filed January 3, 2001
Sheets 2, of 32




Fig. 3 PRIOR ART




Fig. 4A PRIOR ART




Fig. 4B PRIOR ART




Fig. 5






Fig. 6



Kenshin YAMADA et al.
"Datagram Relaying Apparatus..."
Q62569
Filed January 3, 2001
Sheets _____ of 32



Kenshin YAMADA et al. "Datagram Relaying Apparatus..." Q62569 Filed January 3, 2001 Sheets 8 of 32

Fig. 8

120: CACHE TABLE

ADDRESS	SECTION	DATA SECTION
MULTI-PATH ID (M)	STREAM ID (S)	CACHE TRANSFER PATH NO. (CPN)
	000	1
	001	2
	002	0
	003	NON REGISTERED
0	004	NON REGISTERED
0	005	0
	:	÷
	FFF	3
	000	1
1	001	NON REGISTERED
	002	2

Fig. 9

130: PATH ALLOCATION TABLE

[5.7. 070			
ADDRESS SECTION	DATA SECTION				
MULTI-PATH ID (M)	TRANSFER INHIBITION BIT SEQUENCE (PX)	ALLOCATION INHIBITION BIT SEQUENCE (AX)	TRANSFER ALLOCATION PATH NO. (PA)	CONTINUOUS ALLOCATION COUNT (PS)	
0	0000000	0000000	1	. 1	
1	11110000	11110000	2	2	
2	11110010	11110010	3	0	
3	11111001	11111001	3	0	

CORRESPONDING TO PN = 7


CORRESPONDING TO PN = 0

Fig. 10


131: TRANSFER PATH TABLE

				<u> </u>		
ADDRESS	SECTION	DATA SECTION				
MULTI- PATH ID (M)	TRANSFER PATH NO. (PN)	ALLOCATION STREAM COUNT (PC)	MAX. STREAM COUNT (PH)	MAX. CONTINUOUS ALLOCATION COUNT (PW)	TRANSFER PATH (P)	
	0	600	3 × 256	3	PATH 0-0	
	1	650	3 × 256	3	PATH 0-1	
	2	1000	5 × 256	5	PATH 0-2	
0	3	1200	5 × 256	5	PATH 0-3	
U	4	0	0	0	NONE	
	5	0	0	0	NONE	
	6	0	0	0	NONE	
	7	0	. 0	0	NONE	
	0	1500	6 × 256	1	PATH 1-0	
	1					
	2					
1	3					
				•		
				•		

:



Kenshin YAMADA et al.
"Datagram Relaying Apparatus..."
Q62569
Filed January 3, 2001
Sheets 11 of 32



Kenshin YAMADA et al. "Datagram Relaying Apparatus..." Q62569 Filed January 3, 2001 Sheets 12 of 32

Fig. 13

130: PATH ALLOCATION TABLE

ADDRESS SECTION		DATA SEC	TION	
MULTI-PATH ID (M)	TRANSFER INHIBITION BIT SEQUENCE (PX)	ALLOCATION INHIBITION BIT SEQUENCE (AX)	TRANSFER ALLOCATION PATH NO. (PA)	CONTINUOUS ALLOCATION COUNT (PS)
0	11100000	11100000	0	0

Fig. 14

131: TRANSFER PATH TABLE

ADDRESS	ADDRESS SECTION		DATA SECTION				
MULTI- PATH ID (M)	TRANSFER PATH NO. (PN)	ALLOCATION STREAM COUNT (PC)	MAX. STREAM COUNT (PH)	MAX. CONTINUOUS ALLOCATION COUNT (PW)	TRANSFER PATH (P)		
	0	0	2 × 256	2	PATH 0-0		
	1	0	3 × 256	3	PATH 0-1		
	2	0	5 × 256	5	PATH 0-2		
0	3	0	5 × 256	5	PATH 0-3		
	4	0	1 × 256	1	PATH 0-4		
	5	0	0	0	NONE		
	6	0	0	0	NONE		
	7	0	0	. 0	NONE		

Fig. 15

130: PATH ALLOCATION TABLE

ADDRESS SECTION		DATA SEC	TION	
MULTI-PATH ID (M)	TRANSFER INHIBITION BIT SEQUENCE (PX)	ALLOCATION INHIBITION BIT SEQUENCE (AX)	TRANSFER ALLOCATION PATH NO. (PA)	CONTINUOUS ALLOCATION COUNT (PS)
0	11100000	11111111		-

Fig. 16

131: TRANSFER PATH TABLE

ADDRESS	ADDRESS SECTION		DATA SECTION			
MULTI- PATH ID (M)	TRANSFER PATH NO. (PN)	ALLOCATION STREAM COUNT (PC)	MAX. STREAM COUNT (PH)	MAX. CONTINUOUS ALLOCATION COUNT (PW)	TRANSFER PATH (P)	
	0	2 × 256	2 × 256	0	PATH 0-0	
	1	3 × 256	3 × 256	0	PATH 0-1	
	2	5 × 256	5 × 256	0	PATH 0-2	
0	3	5 × 256	5 × 256	0	PATH 0-3	
	4	1 × 256	1 × 256	0	PATH 0-4	
	5	0	0	0	NONE	
	6	0	0	0	NONE	
	7	0	0	0	NONE	

Fig. 17

130: PATH ALLOCATION TABLE

ADDRESS SECTION		DATA SEC	TION	
MULTI-PATH ID (M)	TRANSFER INHIBITION BIT SEQUENCE (PX)	ALLOCATION INHIBITION BIT SEQUENCE (AX)	TRANSFER ALLOCATION PATH NO. (PA)	CONTINUOUS ALLOCATION COUNT (PS)
0	11001100	11001110	0	0

Kenshin YAMADA et al.
"Datagram Relaying Apparatus..."
Q62569
Filed January 3, 2001
Sheets 14 of 32


Fig. 18

131: TRANSFER PATH TABLE

ADDRESS	SECTION		DATA SECTION		
MULTI- PATH ID (M)	TRANSFER PATH NO. (PN)	ALLOCATION STREAM COUNT (PC)	MAX. STREAM COUNT (PH)	MAX. CONTINUOUS ALLOCATION COUNT (PW)	TRANSFER PATH (P)
	0	2 × 256	4 × 256	2	PATH 0-0
	1	3×256	3 × 256	0	PATH 0-1
	2	5 × 256	3 × 256	0	PATH 0-2
0	3 .	5 × 256	0	0	(PATH 0-3)
U	4	1 × 256	4 × 256	3	PATH 0-4
	·5	0	1 × 256	1	PATH 0-5
	6	0	0	0	NONE
	7	0	0	0	NONE

Kenshin YAMADA et al.
"Datagram Relaying Apparatus..."
Q62569
Filed January 3, 2001
Sheets 15 of 32

Fig. 19



Kenshin YAMADA et al.
"Datagram Relaying Apparatus..."
Q62569
Filed January 3, 2001
Sheets 16 of 32




Fig. 21

134: CHANNEL PATH TABLE

ADDRESS SECTION	DATA SECTION				
CHANNEL ID (C)	MULTI-PATH ID (M)	TRANSFER PATH NO. (PN)			
0	0	0			
1	0	1			
2	1	0			
3	1	1			
4	1	2			
5	2	0			
6	2	1			
7	2	2			

Kenshin YAMADA et al.
"Datagram Relaying Apparatus..."
Q62569
Filed January 3, 2001
Sheets 18 of 32

Fig. 22

132:PATH ALLOCATION TABLE

ADDRESS SECTION			DATA SECTION	TION		
MULTI-PATH ID (M)	OPERATION MODE (AM)	TRANSFER PATH STATUS BIT SEQUENCE (PD)	TRANSFER INHIBITION BIT SEQUENCE (PX)	TRANSFER ALLOCATION TRANSFER INHIBITION BIT ALLOCATION SEQUENCE (PX) SEQUENCE (AX) PATH NO. (PA)	TRANSFER ALLOCATION PATH NO. (PA)	CONTINUOUS ALLOCATION COUNT (PS)
0	NORMAL	11111100	11111100	11111111	0	0
	NORMAL	11111000	11111000	11111111	0	0
2	NORMAL	11111000	11111000	11111111	0	0

Kenshin YAMADA et al.
"Datagram Relaying Apparatus..."
Q62569
Filed January 3, 2001
Sheets 19 of 32

Fig. 23

133: TRANSFER PATH TABLE

ADDRESS	SECTION		DATA	SECTION	
MULTI- PATH ID (M)	TRANSFER PATH NO. (PN)	ALLOCATION STREAM COUNT (PC)	MAX. STREAM COUNT (PH)	MAX. CONTINUOUS ALLOCATION COUNT (PW)	TRANSFER PATH (P)
	0	2048	2048	1	PATH 0-0
	1	2048	2048	1	PATH 0-1
	2	0	0	0	NONE
0	3	0	0	0	NONE
0	4	0	0	0	NONE
	5	0	0	0	NONE
	6	0	0	0	NONE
	7	0	0	0	NONE
	0	1365	1365	1	PATH 1-0
	1	1365	1365	1	PATH 1-1
	2	1366	1366	1	PATH 1-2
1	3	0	0	0	NONE
'	4	0	0	0	NONE
	5	0	0	0	NONE
	6	0	0	0	NONE
	7	0	0	0	NONE
	0	1365	1365	1	PATH 2-0
	1	1365	1365	1	PATH 2-1
	2	1366	1366	1	PATH 2-2
2	3	0	0	0	NONE
	4	0	0	0	NONE
	5	0	0	0	NONE
	6	0	0	0	NONE
	7	0	0	0	NONE

Kenshin YAMADA et al.
"Datagram Relaying Apparatus..."
Q62569
Filed January 3, 2001
Sheets 20 of 32

Fig. 24


132:PATH ALLOCATION TABLE

7						
ADDRESS SECTION			DATA SECTION	NOILC		
MULTI-PATH ID (M)	OPERATION MODE (AM)	TRANSFER PATH STATUS BIT SEQUENCE (PD)	TRANSFER INHIBITION BIT SEQUENCE (PX)	INHIBITION BIT SEQUENCE (PX) SEQUENCE (PX) SEQUENCE (PX) SEQUENCE (AX) PATH NO. (PA)	TRANSFER ALLOCATION PATH NO. (PA)	CONTINUOUS ALLOCATION COUNT(PS)
0	NORMAL	11111100	11111100	11111111	0	0
1	NORMAL	11111000	11111000	11111111	0	0
2	FAULT STATE	STATE 11111001	11111000	11111111	0	0



Kenshin YAMADA et al.
"Datagram Relaying Apparatus..."
Q62569
Filed January 3, 2001
Sheets 21 of 32

Fig. 25



Kenshin YAMADA et al.
"Datagram Relaying Apparatus..."
Q62569
Filed January 3, 2001
Sheets <u>22</u> of 32






Fig. 27B




Kenshin YAMADA et al.
"Datagram Relaying Apparatus..."
Q62569
Filed January 3, 200:
Sheets 24 of 32




Kenshin YAMADA et al.
"Datagram Relaying Apparatus..."
Q62569
Filed January 3, 2001
Sheets <u>25</u> of 32

Fig. 29



Kenshin YAMADA et al.
"Datagram Relaying Apparatus..."
Q62569
Filed January 3, 2001
Sheets 2/e of 32



Kenshin YAMADA et al. "Datagram Relaying Apparatus..." Q62569 Filed January 3, 2001 Sheets 27 of 32

F . 8 . 3 .

TARI F	
NO	
ATI	֡
ALL OCATI	
H	
_	

ADDRESS SECTION		Q	DATA SECTION		
MULTI-PATH ID (M)	USE PATH BIT SEQUENCE (UP)	TRANSFER INHIBITION BIT SEQUENCE (PX)	TRANSFER ALLOCATION NHIBITION BIT SEQUENCE (PX) SEQUENCE (AX)	TRANSFER T ALLOCATION PATH NO. (PA)	CONTINUOUS ALLOCATION COUNT(PS)
0	11111100	11111100	1111111	0	0
1	111000111	111000111	1111111	0	0
2	00011111	00011111	11111111	0	С

Kenshin YAMADA et al. "Datagram Relaying Apparatus..." Q62569 Filed January 3, 2001 Sheets 28 of 32



Fig. 32

136:TRANSFER PATH TABLE

/		1		
	SECTION		DATA SECTI	
MULTI- PATH ID (M)	TRANSFER PATH NO. (PN)	ALLOCATION STREAM COUNT (PC)	MAX. STREAM COUNT (PH)	MAX. CONTINUOUS ALLOCATION COUNT (PW)
	0	2048	2048	1
	1 .	2048	2048	1
	2	0	. 0	0
0	3	0	0	0
	4	0	0	0
	5	0	0	0
	6	0	0	0
	7	0	0	0
	0	0	0	0
,	1	0	0	0
	2	1365	1365	1
1	3	1365	1365	1
	4	1366	1366	1
	5	0	0	0
	6	0	0	0
	7	0	0	0
	0	0	0	0
	1	0	0	0
	2	0	0	0
2	3	0	0	0
	4	0	0	0
	5	1365	1365	1
	6	1365	1365	1
	7	1366	1366	1

Kenshin YAMADA et al.
"Datagram Relaying Apparatus..."
Q62569
Filed January 3, 2001
Sheets 29 of 32

Fig. 33

137: TRANSFER PATH STATUS TABLE 00000000 Fig.34

135:PATH ALLOCATION TABLE

ADDRESS SECTION		Q	DATA SECTION		
MULTI-PATH ID (M)	USE PATH BIT SEQUENCE (UP)	TRANSFER INHIBITION BIT SEQUENCE (PX)	TRANSFER ALLOCATION TRANSFER NHIBITION BIT ALLOCATION SEQUENCE (PX) SEQUENCE (AX) PATH NO. (PA)	TRANSFER ALLOCATION PATH NO. (PA)	CONTINUOUS ALLOCATION COUNT (PS)
0	11111100	11111100	11111111	0	0
1	111000111	111000111	1111111	0	0
2	00011111	00011111	1111111	0	0

137: TRANSFER PATH STATUS TABLE

00000000

Fig. 36




Fig. 37

